



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.		FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/777,202		02/02/2001	Brian William Hughes	10004543-1	3035
22879	7590	09/30/2004		EXAMINER	
112		ARD COMPANY	KERVEROS, JAMES C		
		104 E. HARMONY R	ART UNIT	PAPER NUMBER	
	INTELLECTUAL PROPERTY ADMINISTRATION FORT COLLINS, CO 80527-2400				,

DATE MAILED: 09/30/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

•	Application No.	Applicant(s)					
Office Action Summany	09/777,202	HUGHES, BRIAN WILLIAM					
Office Action Summary	Examiner	Art Unit					
	James C Kerveros	2133					
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address					
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply If NO period for reply is specified above, the maximum statutory period we Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	6(a). In no event, however, may a reply be tim within the statutory minimum of thirty (30) days ill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONEI	nely filed s will be considered timely. the mailing date of this communication. O (35 U.S.C. § 133).					
Status							
1) Responsive to communication(s) filed on 10 Ma	ay 2004.						
	action is non-final.						
3) Since this application is in condition for allowan							
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	3 O.G. 213.					
: Disposition of Claims							
4) Claim(s) 1-20 is/are pending in the application.							
	4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.							
6)⊠ Claim(s) <u>1-20</u> is/are rejected.							
7) Claim(s) is/are objected to.							
8) Claim(s) are subject to restriction and/or	election requirement.						
Application Papers							
9) The specification is objected to by the Examiner	· · · · · · · · · · · · · · · · · · ·	en e					
· · · · · · · · · · · · · · · · · · ·	☑ The specification is objected to by the Examinor. ☑ The drawing(s) filed on <u>02 February 2001</u> is/are: a)☑ accepted or b)☐ objected to by the Examiner.						
Applicant may not request that any objection to the c		•					
Replacement drawing sheet(s) including the correcti	• • •	• * *					
11) The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form PTO-152.					
Priority under 35 U.S.C. § 119							
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents	have been received.						
Copies of the certified copies of the prior	ty documents have been receive	d in this National Stage					
application from the International Bureau	•						
* See the attached detailed Office action for a list of	of the certified copies not receive	d.					
Attachment(s) Notice of References Cited (PTO-892) *	4) 🗍 Interview Summary	(PTO_413)					
2) Notice of References Cited (P10-892) Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Da	te					
B) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	5) Notice of Informal Pa	atent Application (PTO-152)					

DETAILED ACTION

1. Claims 1-20 are pending and are hereby presented for examination, in response to Amendment filed 5/10/2004. Independent Claims 1, 9, and 16 are currently amended.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims1-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hedberg et al. (US 6026505) in view of Proebsting (US 6137157).

Regarding independent Claims 1, 9 and 16, Hedberg substantially discloses a method and apparatus for an array built in self testing (ABIST) on a semiconductor chip (10) having an array of memory cells including column and row redundant lines, FIGS. 1 and 2, comprising:

Determining if the cells in each column groups (C0 to Cn) of the memory array (A) are defective, such as testing the array (A) along the columns (C0 to Cn) to identify a given number of faulty cells in each of the columns and storing the column addresses having the given number of faulty cells in address register (33) which receives the column and the row addresses of the cells of the array A.

Application/Control Number: 09/777,202

Art Unit: 2133

Configuring the column groups of the stored column addresses including more than a predetermined number of defective cells in the address register (33), and also, shown in the circuit of FIG. 3, which identifies one of the array column lines (C0 to Cn) of FIG. 2 having a plurality of faulty or failed cells which is to be replaced by the redundant spare column line RC1.

Identifying by row remaining defective cells not replaced by the configuring column groups, as show in the circuit of FIG. 4, which can identify faulty or failed cells in two of the array row lines (R0 to Rm) of FIG. 2.

Configuring the rows of the memory array to be replaced by the two redundant row lines (RR1 and RR2) or can indicate that both of the redundant row lines RR1 and RR2 are to be used to replace two of the faulty array row lines R0 to Rm. The redundancy implementation processor 35 substitutes appropriate redundant column or row lines for faulty array column or row lines, (see column 2, lines 1-18).

Hedberg does not explicitly disclose the limitation "wherein each said column group includes more than one column and configuring column groups..... to replace ones with spare column groups".

However, Proebsting (US 6137157) discloses a memory array which has a plurality of addressable columns with an additional number of redundant columns for use in replacing defective columns, where each redundant column (or group of columns) can replace a defective column (or group of columns) by programming a particular fuse box. (Col. 1, lines 22-28). A plurality of redundant columns can be

Application/Control Number: 09/777,202

Art Unit: 2133

programmed by a single fuse box to replace a plurality of adjacent defective columns having the same column address, See Summary of the Invention.

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to replace a defective "group of columns" with a redundant group of columns, as taught by Proebsting, in the method and apparatus Hedberg, using a single fuse box to replace a plurality of adjacent defective columns. A person skilled in the art would have been motivated to use a fuse box for connecting redundant columns into a memory shared by a plurality of redundant columns, thereby reducing the number of fuse boxes and the capacitive loading on the address bus thereof.

Regarding Claims 2, 3, 10, 11, 17 and 18, Hedberg discloses testing memory cells as shown in flow chart (FIG. 6), including the steps of a screen test for finding hard faulty cell located along the column. A counting circuit FIG. 6, including (counter 38) counts the number of the defective cells identified in each of the column groups stored in the column fail address register circuit (22). If the column fail count, along any column, is greater than a threshold count (2), as set by the available number of row redundant lines, then the column count is set and the column address is stored or saved, (column 13, lines 30-54).

Regarding Claims 4, 12 and 19, Hedberg discloses generating at memory address using address counter 27, which generate the test data and address data, respectively, for the self-testing of the memory array (A) through the multiplexer 11.

The test data is written into cells of the array A of the memory chip 10 and then read

Art Unit: 2133

out to a data compression unit 31, where it is compared with a duplicate of the test data written into the cells of the array of the memory chip 10 from the data pattern generator 29. The results of the comparison are reduced to a single pass/fail or fault/no fault signal (column 3, line 4-13).

Regarding Claims 5-7,13-14 and 20, Hedberg discloses configuring the columns and rows of the memory array (A) FIGS. 1 and 2, using redundancy implementation processor 35 which substitutes appropriate redundant column or row lines for faulty array column or row lines. The address information stored in the two dimension failed address register (FIGS. 1, 3 and 4) is serially read out to the SCAN OUT terminal and then applied to the redundancy implementation processor 35 for substituting redundant column and row lines for the identified failed array column and row lines. Testing the memory array after performing the configuring column groups, using array built in self testing (ABIST) formed on the semiconductor chip (10) having an array of memory cells (A).

Regarding Claims 8 and 15 Hedberg discloses configuring column groups and configuring rows, which are performed by built-in self repair (BISR), such as processor 35, which includes a laser-fuse blowing device or an electrical latch setting circuit.

Response to Arguments

3. Applicant's arguments filed 5/10/2004 have been fully considered but they are not persuasive. Claims1-20 are rejected under 35 U.S.C. 103(a) as being unpatentable

Application/Control Number: 09/777,202

Art Unit: 2133

over Hedberg et al. (US 6026505) in view of Proebsting (US 6137157), as set forth in the present Office Action.

Applicant's argues in the remarks, page 6 and 7, that Hedberg does not appear to be capable of "configuring column groups of the memory array to replace column groups including the remaining defective cells, wherein each column group includes more than one column", as amended in the independent Claims 1, 9 and 16.

In response to Applicant's arguments, the Examiner introduced new grounds of claims 1-20 rejection under 35 U.S.C. 103(a) as being unpatentable over Hedberg et al. (US 6026505) in view of Proebsting (US 6137157), as a result of change in the scope of the claims. As stated above, Hedberg does not explicitly disclose the new limitation of "wherein each said column group includes more than one column". However, Proebsting (US 6137157) discloses a memory array which has a plurality of addressable columns with an additional number of redundant columns for use in replacing defective columns, where each redundant column (or group of columns) can replace a defective column (or group of columns) by programming a particular fuse box. (Col. 1, lines 22-28), described above. Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to replace a defective "group of columns" with a redundant group of columns, as taught by Proebsting, in the method and apparatus Hedberg, using a single fuse box to replace a plurality of adjacent defective columns. A person skilled in the art would have been motivated to use a fuse box for connecting redundant columns into a memory shared by

a plurality of redundant columns, thereby reducing the number of fuse boxes and the capacitive loading on the address bus thereof.

Conclusion

4. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to James C Kerveros whose telephone number is (703) 305-1081. The examiner can normally be reached on 9:00 AM TO 5:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert Decady can be reached on (703) 305-9595. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

U.S. PATENT OFFICE

Examiner's Fax: (703) 746-4461 Email: james.kerveros@uspto.gov

Date: 9/23/04

Non-Final Rejection

James C Kerveros

Examiner

Art Unit 2/133

GUY J. LAMARRE PRIMARY EXAMINER